
### **Advanced Analog Integrated Circuits**

# **Switched Capacitor Gain Stages**

Bernhard E. Boser University of California, Berkeley <u>boser@eecs.berkeley.edu</u>

Copyright © 2016 by Bernhard Boser

# **OpAmp versus OTA**




- Low output resistance (voltage source)
- Buffer benefits from high  $g_m$
- Gain independent of R<sub>L</sub>
- Often preferable with BJT

- High output resistance (current source)
- No buffer
- Can't "drive" low  $R_L$
- Preferable with MOS


### **Gain Stages**

### **Resistive Feedback**




# **Gain Stages**

### **Resistive Feedback**



### **Capacitive Feedback**



### **Transconductor Choices**

BJT



# **Aside: MOS Voltage Buffers**


### **Advanced Analog Integrated Circuits**

# **Switched Capacitor Gain Stage**

Bernhard E. Boser University of California, Berkeley <u>boser@eecs.berkeley.edu</u>

Copyright © 2016 by Bernhard Boser


# **SC Gain Stage**



Switches controlled from non-overlapping 2-phase clock:

Note: *important* details of clocks and switches will be discussed later.

## **Multiphase Clock Generators**




http://ece-research.unm.edu/jimp/vlsi/slides/chap5\_2-34.gif


#### Spectre:

phi1 (vphi1 0) vsource type=pulse val0=0 val1=1.8
+ period=1/fs width=0.45/fs delay=0.01/fs

# Phase 1




### Phase 2



## **Charge Conservation**

Since no charge escapes when switching from phase 1 to phase 2:

 $Q_{\times} = Q$  $\frac{V_{0}}{V_{1}} = + \frac{V_{1}}{C_{2}}$ 



### **Advanced Analog Integrated Circuits**

### **Time Invariant Circuits**

Bernhard E. Boser University of California, Berkeley <u>boser@eecs.berkeley.edu</u>


Copyright © 2016 by Bernhard Boser

### **Switched Capacitor Circuits**

# Time Invariant and Linear

· SC goni -s livear Vo & V.

variant , Time



# **Periodic ac Simulation (Spectre)**

• Perform first a "periodic operating point analysis":

```
pss1 pss fund=fs maxacfreq=20*fs
```

```
+errpreset=conservative harmonicbalance=no
```

- fund is the sampling frequency
- maxacfreq is the highest frequency from which folding noise is relevant. Run several circuit simulations, doubling the value each time until the result no longer changes.
- Now perform the ac analysis:

pac1 pac start=1k stop=10G log=100


### **Advanced Analog Integrated Circuits**

# **Sampling Noise**


Bernhard E. Boser University of California, Berkeley <u>boser@eecs.berkeley.edu</u>

Copyright © 2016 by Bernhard Boser

# **Sampling Noise**




Voltage across  $C_1$ :



Ref: B. Murmann, *Thermal noise in trackand-hold circuits: Analysis and simulation techniques*, IEEE Solid-State Circuits Magazine, vol. 4, issue 2, Spring 2012, pp. 46-54.




**Noise Folding** 



 $\overline{v_{ct}^2} = 4kTR$  $\frac{\overline{k}}{v_{dt}^2} = \frac{kT}{c} \cdot \frac{2}{f_s}$  $\frac{\overline{v_{dt}^2}}{\overline{v_{dt}^2}} = \pi \frac{f_{-3dB}}{f_s} \gg 1$ C fs 4hrR 2fs Rc

KI =

## Sampled RC Noise Spectrum



### **Effective Noise Bandwidth**


### **Advanced Analog Integrated Circuits**

# **SC Noise Analysis**


Bernhard E. Boser University of California, Berkeley <u>boser@eecs.berkeley.edu</u>

Copyright © 2016 by Bernhard Boser


## **Circuit for Noise Analysis**




### Noise in Phase 1




# **Equipartition Principle**



## Noise in Phase 2



### **Total Integrated Amplifier Noise**



### **Total Noise from Phases 1 & 2**

2 kr 2, + C, Φ 2  $\frac{k}{3}\left(\begin{array}{c} 1\\ -c_{2} \end{array}\right)$  $\frac{\langle \chi \rangle}{C_{1}}$ 

### **Advanced Analog Integrated Circuits**

# **Noise Simulation**

Bernhard E. Boser University of California, Berkeley <u>boser@eecs.berkeley.edu</u>

Copyright © 2016 by Bernhard Boser

# Methods to Simulate Noise for Verification

- 1. .noise analysis
  - Linear time-invariant circuits only
  - For time variant circuits, simulate each phase separately and combine results manually (as in hand analysis)

noise

- 2. Periodic noise analysis
  - Analog to pac
  - Perform pss analysis first
- 3. Transient noise analysis
  - Closest to "reality", very general
  - Average results from many simulations
  - Good alternative when pss has convergence problems
  - Can be slow ...
- Refs: B. Murmann, *Thermal noise in track-and-hold circuits: Analysis and simulation techniques*, IEEE Solid-State Circuits Magazine, vol. 4, issue 2, Spring 2012, pp. 46-54.

Ken Kundert, *Simulating Switched-Capacitor Filters with SpectreRF*, <u>http://www.designers-guide.org/analysis/sc-filters.pdf</u>

# **Periodic Noise Simulation (Spectre)**

- Perform first a "periodic operating point analysis"
- Then perform the phoise analysis:

pnoise1 pnoise (vo 0) fund=fs start=0 stop=fs/2
+noisetype=timedomain maxsideband=150
+noisetimepoints=[ lus ]

- noisetype=timedomain instructs the simulator to compute the spectrum of discrete time noise samples at specified sampling instances
- maxsideband=150 sets the maximum frequency relative to fs for which noise folding is significant. Try doubling this value and increase until simulator output converges.
- noisetimepoints=[ lus ] is the sampling instance. For the SC gain stage, this is near the end of phase 2
- See simulator docs and <a href="http://www.designers-guide.org/analysis/sc-filters.pdf">http://www.designers-guide.org/analysis/sc-filters.pdf</a>